Josep Torrellas

Citado por

	Total	Desde 2019
Citas	17848	4718
Índice h	72	34
Índice i10	223	102

900

450

225

675

199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202446 74 101 128 163 184 240 240 322 338 388 554 546 557 639 800 886 872 882 857 778 843 782 786 651 806 731 832 816 892 636

Acceso público

Ver todo

84 artículos

0 artículos

disponibles

no disponibles

Basado en requisitos de financiación

Coautores

Jose RenauProcessor of Computer Science Engineering, UCSCDirección de correo verificada de ucsc.edu
Luis CezeProfessor of Computer Science and Engineering, University of WashingtonDirección de correo verificada de cs.washington.edu
Smruti R. SarangiComputer Science, IIT DelhiDirección de correo verificada de cse.iitd.ac.in
Radu TeodorescuThe Ohio State UniversityDirección de correo verificada de cse.ohio-state.edu
Milos PrvulovicProfessor of Computer Science, Georgia TechDirección de correo verificada de cc.gatech.edu
Pablo MontesinosAppleDirección de correo verificada de apple.com
Michael HuangUniversity of RochesterDirección de correo verificada de rochester.edu
Wonsun AhnUniversity of PittsburghDirección de correo verificada de cs.pitt.edu
José F. MartínezLee Teng-hui Professor of Engineering at Cornell UniversityDirección de correo verificada de cornell.edu
Zheng ZhangProfessor of Computer Science and Engineering, NYU Shanghai; Director, Amazon Shanghai AI LabDirección de correo verificada de nyu.edu
Lawrence RauchwergerProfessor of Computer Science, University of Illinois at Urbana-ChampaignDirección de correo verificada de illinois.edu
Maria GarzaranResearch assistant professor, University of Illinois at Urbana-ChampaignDirección de correo verificada de uiuc.edu
Ulya R. KarpuzcuElectrical and Computer Engineering, University of Minnesota, Twin-CitiesDirección de correo verificada de umn.edu
Nam Sung KimW.J. ‘Jerry’ Sanders III – AMD, Inc. Endowed Chair Professor and Fellow of ACM/IEEEDirección de correo verificada de illinois.edu
John HennessyStanford UniversityDirección de correo verificada de stanford.edu
Aditya AgrawalSoftware Engineer, GoogleDirección de correo verificada de illinois.edu
Calin CascavalGoogleDirección de correo verificada de cascaval.us
David PaduaProfessor Emeritus, University of Illinois at Urbana-ChampaignDirección de correo verificada de illinois.edu
Pedro TrancosoDepartment of Computer Science and Engineering, Chalmers University of TechnologyDirección de correo verificada de chalmers.se
Abdullah MuzahidProfessor of Computer Science and Engineering, Texas A&M UniversityDirección de correo verificada de tamu.edu

Seguir

Josep Torrellas

Professor of Computer Science, University of Illinois Urbana-Champaign

Dirección de correo verificada de illinois.edu - Página principal

Computer architecture parallel computing shared-memory architectures


Título Ordenar por citas Ordenar por año Ordenar por título	Citado por Citado por	Año
VARIUS: A model of process variation and resulting timing errors for microarchitects SR Sarangi, B Greskamp, R Teodorescu, J Nakano, A Tiwari, J Torrellas IEEE Transactions on Semiconductor Manufacturing 21 (1), 3-13, 2008	529	2008
Variation-aware application scheduling and power management for chip multiprocessors R Teodorescu, J Torrellas ACM SIGARCH computer architecture news 36 (3), 363-374, 2008	449	2008
A chip-multiprocessor architecture with speculative multithreading V Krishnan, J Torrellas IEEE Transactions on Computers 48 (9), 866-880, 1999	441	1999
Bulk disambiguation of speculative threads in multiprocessors L Ceze, J Tuck, J Torrellas, C Cascaval ACM SIGARCH Computer Architecture News 34 (2), 227-238, 2006	430	2006
FlexRAM: Toward an advanced intelligent memory system Y Kang, W Huang, SM Yoo, D Keen, Z Ge, V Lam, P Pattnaik, J Torrellas 2012 IEEE 30th International Conference on Computer Design (ICCD), 5-14, 2012	388	2012
ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors M Prvulovic, Z Zhang, J Torrellas ACM SIGARCH Computer Architecture News 30 (2), 111-122, 2002	355	2002
Invisispec: Making speculative execution invisible in the cache hierarchy M Yan, J Choi, D Skarlatos, A Morrison, C Fletcher, J Torrellas 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …, 2018	341	2018
False sharing and spatial locality in multiprocessor caches J Torrellas, HS Lam, JL Hennessy IEEE Transactions on Computers 43 (6), 651-663, 1994	340	1994
POSH: a TLS compiler that exploits program structure W Liu, J Tuck, L Ceze, W Ahn, K Strauss, J Renau, J Torrellas Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice …, 2006	330	2006
BulkSC: Bulk enforcement of sequential consistency L Ceze, J Tuck, P Montesinos, J Torrellas Proceedings of the 34th annual international symposium on Computer …, 2007	318	2007
Facelift: Hiding and slowing down aging in multicores A Tiwari, J Torrellas 2008 41st IEEE/ACM International Symposium on Microarchitecture, 129-140, 2008	306	2008
Cherry: Checkpointed early resource recycling in out-of-order microprocessors J Martínez, J Renau, M Huang, M Prvulovic, J Torrellas Intl. Symp. on Microarchitecture (MICRO), 2002	306	2002
Delorean: Recording and deterministically replaying shared-memory multiprocessor execution ef? ciently P Montesinos, L Ceze, J Torrellas ACM SIGARCH Computer Architecture News 36 (3), 289-300, 2008	293	2008
Architectural support for scalable speculative parallelization in shared-memory multiprocessors M Cintra, JF Martínez, J Torrellas Proceedings of the 27th annual international symposium on Computer …, 2000	287	2000
Speculative synchronization: Applying thread-level speculation to explicitly parallel applications JF Martinez, J Torrellas ACM SIGOPS Operating Systems Review 36 (5), 18-29, 2002	276	2002
Cache telepathy: Leveraging shared resource attacks to learn {DNN} architectures M Yan, CW Fletcher, J Torrellas 29th USENIX Security Symposium (USENIX Security 20), 2003-2020, 2020	275	2020
Positional adaptation of processors: application to energy reduction MC Huang, J Renau, J Torrellas ACM SIGARCH Computer Architecture News 31 (2), 157-168, 2003	263	2003
Using a user-level memory thread for correlation prefetching Y Solihin, J Lee, J Torrellas ACM SIGARCH Computer Architecture News 30 (2), 171-182, 2002	233	2002
Attack directories, not caches: Side channel attacks in a non-inclusive world M Yan, R Sprabery, B Gopireddy, C Fletcher, R Campbell, J Torrellas 2019 IEEE Symposium on Security and Privacy (SP), 888-904, 2019	232	2019
A framework for dynamic energy efficiency and temperature management M Huang, J Renau, SM Yoo, J Torrellas Proceedings of the 33rd annual ACM/IEEE international symposium on …, 2000	228	2000

El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.

Artículos 1–20

Citas por año

Citas duplicadas

Citas combinadas

Añadir coautoresCoautores

Seguir

Citado por

Coautores